System Overview
DICE has developed a concurrent engineering model that replicates the human tiger team concept. The basic tenet of the human tiger team is to have the various specialists contributing to the project co-located. In today's environment of complex product designs and geographically dispersed specialists, DICE envisioned a "virtual tiger team" working on a "unified product model" accessible by computer networks. Such an environment must enable specialists from each fu -Honal area to work on the design concurrently and share development ideas.
Ra., theon has proposed a conceptual refinement to the original DICE virtual tiger team. This refinement is a two level approach with a product virtual team having a global view supported by information supplied by lower level "specialized" process virtual teams. See Figure 1- 1. This refinement is needed because of the growing complexity of our products, and supporting development processes which make it difficult for one individual to adequately support a complex manufacturing position. The "virtual process team" concept would allow comprehensive representation from each specialized process area.
Figure 1-1. Two Level Team Concept
The purpose of the Manufacturing Optimization (MO) system is to enable all manufacturing specialists to participate in the product/process development activity concurrently. The system consists of a set of tools to model the manufacturing processes and centralize the various process tradeoffs. Recommendations can be compared and negotiated among the individual manufacturing participants. After the manufacturing team has reached a consolidated position, the results are passed back to the cross functional (top level) team for their negotiation.
Document Overview
The purpose of this report is to establish the software requirements for the Manufacturing Optimization (MO) System. It contains the functional requirements and measure of performance for MO. • Product -to -Process Team Communication • Notification of design task completed or other pertinent status information.
Functional Requirements
• Notification and issuance of database available for analysis.
• Notification of alternative designs or trade-off decisions under consideration.
• Process -to -Product Team Communication • Notification and issuance of analysis results.
• Notification and issuance of modified database with recommended changes.
• Notification of changes to the process, guidelines, cost or yield models.
CAD Database Interface
MO will use PWB design data, stored in a ROSE database, as input. MO will support an interface between the Raytheon Automated Placement and Interconnect Design System (RAPIDS) and the ROSE database. RAPIDS will provide a graphical CAD environment for displaying and manipulating the PWB product design. The interface will be bi-directional to support manipulation of the data within ROSE and subsequent re-use by RAPIDS. Since ROSE is a neutral database that uses the PDES/STEP standards, interfacing MO to other commercial PWB CAD systems is possible.
Capability Requirements
The requirements have been modeled using Object-Oriented Analysis (OOA) techniques where the required MO capabilities were organized into five major subject areas: process analyzer, guidelines analyzer, yield & rework analyzer, cost estimator, and manufacturing UNCLASSIFIED CDRL No. 0002AC-3 advisor. Each of these areas will be addressed in the following subsections where each part of the OOA model will be described in terms of its identifiable class-&-object(s) and related services (capabilities). A idix I contains an explanation of the OOA notations used throughout the report. App 11 contains the complete OOA diagram for the MO system.
Process Analyzer
The Process Analyzer provides the capability to select or determine the process sequence required to manufacture the product design. The manufacturing process will be represented by three levels of abstraction: the process, operation, and operational step. The process is an organized group of manufacturing operations, the operation is a common unit of work that is performed on the part, and the operational step is an elemental unit of work within an operation.
The process operation sequence for a given product design will be selected from a list of all available operations within the process. The operation steps sequence within an operation will be selected from a list of all available steps within an operation.
The Analyzer will have the capability to select the process sequence based on the evaluation of product design parameters or process parameters. The evaluation function will use an "ifthen" structure. An "if statement that evaluates to true will result in the execution of the "then" statement. The "then" statement will add an operation or step to the process sequence list. Below is an example of a process operation sequence list with the appropriate selection rule. 
3.22
Guideline Analyzer
Tl.e guideline analyzer will provide the capability to evaluate a design against a set of design for manufacturing guidelines. Manufacturing guidelines may delineate quantitative and/or qualitative manufacturability issues. The guidelines will be structured with an "if statement that defines the parameters the guideline e aluates, and a "then" statement which will be the recommended action or caution related to the evaluated guideline. A sample guideline for printed wiring board design is as follows: 
3.23
Yield & Rework Analyzer
The yield and rework analyzer will provide the capability to calculate yield and rework rates for a selected process sequence associated with a product design. This capability must provide for calculation of the yield or rework rate on an operation level within the process sequence. The rate will be calculated based on the design features' influence on the operation. The yield or rework rate for each design feature associated with an operation will be calculated using either of the following techniques:
• A look-up table that will select the rate based on the value of a design feature. The table will be structured to include the operation number, the design feature, the feature value, and the scrap rate. The scrap rate is equal to (1-yield 
Cost Estimator
The cost estimator provides the capability to calculate the recurring manufacturing cost for each operation of the process sequence. The following calculations will be performed:
• Labor standards for each operation will be calculated for setup and run time categoiies.
The value for each of these categories will be calculated through the evaluation of an equation. The equation may include design parameters. Each category will have an associated labor grade or bid code for each operation.
• Estimated ideal cost for each operation will be calculated from labor standard values multiplied by the wage rate of the labor category performing the operation, and the production efficiency value for that operation.
• Rework operations will be calculated based on the rework rate determined by the yield and rework analyzer multiplied by labor standards for the rework condition. The labor grade wage rates and production efficiencies would then be applied.
• For each operation, the estimated actual cost will be calculated by multiplying the estimated ideal cost by the number of units piocessed, including both good and scrapped units. The number of units processed by each operation will be calculated from the value of the required good units at the subsequent operation divided by the yield at the operation under evaluation.
• The total estimated ideal cost and total estimated actual cost for each process sequence will be calculated by summing the individual operation cost of each. The estimated actual cost for a good unit will be calculated by dividing the total estimated actual cost for the process by the number of good units produced. 
Manufacturing Advisor
The manufacturing advisor provides the capability to view the results produced by each process participating in an analysis. The advisor will include the following capabihties:
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• Provide viewing capabilities for single process analysis results including process sequence, yield and rework, cost, and guidelines.
• Provide a mechanism for comparing and displaying the results from two runs of an analysis on a single process sequence.
• Provide the capability to summarize design features causing manufacturing guideline violations across multiple processes. Report recommendations on these guideline violations.
• Provide a summary report, identifying cost drivers, for each process contributing to a multi-process analysis for a given design database.
Provided below is a sample report generated from the Manufacturing Advisor based on the analysis results of the Process Analyzer for a PWB Fabrication process and the corresponding Yield and Rework Analyzer report. 
User Interaction Requirements
The MO system will allow the manufacturing specialists to capture and maintain multiple copies of process data models through a set of utilities, which will provide direct access to the product design features, process logic flows, process selection rules, manufacturing guidelines, yield/rework, and labor standards. Through the use of these utilities, the process team will have the ability to modify the process model data to explore alternative process approaches and plan
process improvements, and then analyze the effects of these changes on the product design cost.
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The users of the MO system will be able to initiate the following analysis capabilities: selection of manufacturing process model for analysis to he based on, perform process selection(s), perform guideline evaluations, generate analysis reports, compare process analysis results, and generate consolidated design alternatives report.
Internal Interface Requirements
During process selection, the process analyzer capability utilizes the internal product design data structures while evaluating the process selection rules. The data structures created in the process analyzer that contains the selected process operations will be used when executing the yield and rework analyzer and cost estimator capabilities.
The guideline analyzer will utilize the internal product design data structures during the evaluation of the guideline rules.
The output data structures from the process analyzer, guidehnes analyzer, yield and rework analyzer, and cost estimator will be used as input to the manufacturing advisor capability.
Data Element Requirements
Listed below are the MO Class-&-Objects and their corresponding attributes. 
Measure of Performance

Introduction
It is the goal of this program to develop a system that performs Design For
Manufacturability and Assembly in a concurrent engineering environment. This implies that multiple manufacturing engineers will be able to simultaneously analyze a design, compare or merge results, and conduct trade-off studies that will result in a consolidated and comprehensive evaluation of the manufacturability of the product.
Raytheon will capture metrics against the demonstration vehicle, an original R&D design modified for manufacturability, as described in section 4.4. For the original design, we have data on the initial design parameters, the manufacture of the validation build, and review. The original design was altered based on the producibility review and is believed to have enhanced producibility. The modified design parameters are known and manufacturing data is being collected during Proof-of-Manufacturing build. To demonstrate the performance and benefits of the proposed system we will compare the design features, actual manufacturing costs, and producibility review recommendations of the original design against an analysis of that design using MO. We will then compare those same attributes for the new design against a MO analysis. Finally, we will compare MO guideline/recommendations on the original design to the modified design (the selected alternative). The system that facilitates this process should accurately estimate manufacturing costs and yields, and flag guideline violations.
The following sections, which are an overview of the typical design and manufacturing cycle for a standard through hole printed wiring board, highhght the inter-relationships among design and manufacturing processes and provide a baseline for examining the role of Design for
Manufacturing and Assembly in a concurrent engineering environment.
^.2 PWB Design Process
A typical high level design flow for printed circuit boards, excluding revision cycles, consists of the following steps: packaging concept, design capture, design analysis/verification, component placement, interconnect routing, and documentation/transition to manufacturing. At design capture the design details are defined, the electrical schematic is captured, and the parts list is specified. This process implicitly determines circuit complexity, packaging density, operating frequency, and numerous attributes associated with the selected components including auto-insertability, attachment method, mounting hardware, and thermal, static, and noise sensitivity.
Design analysis and verification commence upon completion of design (schematic) capmre.
These processes are inherently iterative with schematic capture, since refinements are made to the design as a direct consequence of design analysis and verification. Depending upon its characteristics, the design may be subjected to circuit analysis, digital simulation, loading, timing, and signal fidelity analyses, thermal, stress, and reliability analyses, testability analysis, and a monte carlo tolerance analysis. Critical signals and timing margins are identified.
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Preliminary test requirements are defined. A design review is conducted, with representation from the design, manufacturing, vest, and quality assurance communities.
Component placement is often initiated by the circuit design engineer, and later refined by the layout draftsman. Approval by the circuit designer is always required prior to initiating detailed layout. Crucial to the placement function is the need to achieve an effective balance between circuit performance and thermal behavior. Thus, critical paths must be kept short, while reactive and hot components must be kept apart. Density, timing simulation, and liiermal analysis tools are frequently invoked to identify conflicts even prior to detailed interconnect routing. Manufacturability analysis tools are also employed to assess compatibility with automated component insertion equipment and to evaluate the cost/yield implications of alternative layer stackups and interconnect design rules. During this process, part substitutions may be evaluated in order to resolve packaging, reliability, and manufacturability problems.
Upon conclusion of the placement process, component locations and orientation have been determined and the required parts list substitutions have been implemented.
Next, detailed interconnect routing is performed, beginning with critical paths. Routing may be automatic, manual, or a combination of both, subject to design characteristics. Subject to complexity, design rules may have to be re-evaluated, stackups altered, and components moved.
Upon completion of the routing process, the final interconnect topology is determined, including trace width, feature spacing, pad/hole sizes, via sizes, conductor density and distribution, number of layers, layer stackup, and final component locations and orientation.
Design verification is achieved through continuity checking against the schematic data base, layout effects analysis, and physical design rule checking.
Finally, a technical data package is generated in preparation for release to manufacturing. This consists of a manufacturing compliant design data base, documentation, and postprocessed manufacturing outputs, if requested. Specific data items include schematics, parts list, master artwork, drill drawing, and n/c tapes. Detailed checking and a multi-disciplined review of the technical data package precedes a formal release to manufacturing. While the effect of design features upon the Laminate and Drill processes are many, one of the most profound influences upon cost and yield comes from the requirement for blind and/or buried vias. Traditional through-hole PWB construction requires a single lamination step, followed by precision drilling of the through holes. However, boards requiring blind vias (i.e., visible from one external surface only) or buried vias (i.e., completely bünd from both external surfaces) will require multiple lamination, drilling, imaging, plating . lamination, drilling ... steps. Additional costs include tooling, inspection, yield loss due to via fracturing, and multiple setups.
A more common occurrence is the adverse influence of non-uniform copper balance upon lamination, whereby warping of the laminated structure occurs, causing via and component attachment failures. Efforts to minimize warping result in added cost and are not always successful.
A third critical design attribute is that of impedance control. Stringent control of interconnect impedance is dependent upon distance between interconnect layers and their associated copper planes. This requirement translates into non-standard layer stackups and more precise control of the lamination processes.
Yet a fourth is the relationship between pad size, drill diameter, and board thickness whereby the requirement for close tokuncc drilling of many "large" holes in small pads, through thick panels, results in high inspection costs and low yields.
The Image, Plate, and Etch Outer Layers processes involves photographic imaging and chemical plating/etching operations. The critical design attributes, which influence these processes include: plated through-hole (PTH) diameter, PTH aspect ratio, available registration aids, feature sizes, spacing a.id tolerances, material selection, layer stackup (presence of interconnect on outer layers, position of ground planes, metal balance/density, outer laminate copper thickness), and length of parallel interconnect lines.
Again, many design feature/manufacturability relationships exist. One of the more notable dependencies is the aspect ratio of plated-through-holes whereby the greater the barrel length:hole-diameter (aspect) ratio, the more difficult it becomes to deposit copper inside the 
Test Case Demonstration Vehicle
The demonstration vehicle for this program will be modules from the Patriot System's Expanded Weapons Control Computer (EWCC). This system is currently under development.
When deployed, it will provide substantial upgrades to the performance of the Patriot System.
Four years ago a R&D program was conducted to determine the system architecture, detailed electronics design, and potential packaging approach for the EWCC. One system was fabricated to validate these concepts.
The system packaging concept stressed packaging density. The packaging technology selected for this system utilized leadless hermetic chip carriers on double sided modules. These modules consisted of two PWB's bonded back-to-back on a composite core.
Each PWB consisted of 13 layers: 2 outer pad layers, 7 interconnection wiring layers, and 4 power and ground planes. The wiring layers were configured as controlled impedance microstrip layers in order to support high speed digital signals. Very small feature sizes were utihzed. For instance, the line widths were 0.005 ± 0.001 inch, the plated through hole diameter was 0.016-0.022 inch, and the inner layer land diameter was 0.030 inch. These boards had small features, small spacings, and tight tolerances throughout. They were difficrlt to manufacture.
In order to improve the producibility of the printed wiring boards, some fundamental changes were made to the packaging approach. First, the electronic devices were changed to leaded hermetic chip carriers. The modules were still double sided, but the utilization of leaded packages permitted simpler assembly. Second, the inner configuration of the printed wiring boards was changed from microstrip to stripline.
The boards now consisted of 2 outer pad layers, 6 interconnection wiring layers, and 4 power and ground planes. This, combined with the change to the leaded packages, permitted increasing feature sizes, spacings, and tolerances. Now the line widths were 0.006 ± 0.002 inch, 24 UNCLASSIFIED CDRL No. 0002AC-3 the plated through hole diameter was still 0.016-0.022 inch, but the inner layer land diameter was increased to 0.052 inch. Spacings and tolerances were relaxed.
The EWCC module test case will be loaded in to MO and an analysis/optimization session will be run to demonstrate the ability of MO to advise the users, accurately estimate costs and yields, and compare two design alternatives. Each version of the design concept will be run and the analysis data compared against actual data. The generalization-specialization (gen-spec) structure is used to express the complexity in the problem domain. The gen-spec structure can be thought of as an "is a" or "is a kind of 1-27 UNCLASSIFIED CDRL No. 0002AC-3 structure (i.e. OperationProcess is a (is a kind of) Process). The gen-spec structure is the vehicle to representing inheritance. 
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Whole-Part Structure
The Whole-Part structure is used to represent a "has a" structure (i.e. a Vehicle has an Engine). Each whole-part structure line is marked with a range that indicates the number of parts that whole may have, as well as how many wholes a part belong to at any point in time. 
Subject Layer
The Subject Layer is used to assist a reader through a large, complex model, as well as to organize a project into work packages. Attributes are used to add detail to the "Class-&-Object" and "Structure" abstractions.
They describe values (states) kept within an Object which are exclusively manipulated by the services. 
Message Connection
Message Connections depict the mapping of one Object to another where the sender "sends" a message, the receiver "receives" the message, and the receiver takes some action and returns the results to the sender. These message connections exist solely for the benefit of the services. 
Class-&-Object Specification
The Class-&-Object specification is the method used in OOA to fully specify each Class- 
